

Searching PAJ

1/2 ページ

Searching PAJ

2/2 ページ

## PATENT ABSTRACTS OF JAPAN

document #4

(11)Publication number: 06-244882  
 (43)Date of publication of application: 02.09.1994

decision of rejection]  
 [Date of extinction of right]

Copyright (C) 1998,2003 Japan Patent Office

(51)Int.Cl.

H04L 27/20  
 H04L 1/00  
 H04L 27/00  
 H04L 27/12


(21)Application number: 05-025281 (71)Applicant: MITSUBISHI ELECTRIC CORP  
 (22)Date of filing: 15.02.1993 (72)Inventor: FUJINO TADASHI  
 ISHIZU FUMIO

## (54) DIGITAL MODULATOR

## (57)Abstract

PURPOSE: To provide a digital modulator in small scale corresponding to inputted IF signals for which an Ich and a Qch are not independent.

CONSTITUTION: This device is provided with a memory for storing prescribed signal sequences corresponding to input signal sequences, rearranger 43 for generating first and second output signal sequences, respective waveform shaping filters 44-47 for shaping the waveforms of the first and second output signal sequences, digital modulating oscillator to generate a sine wave value for digital modulation, and interleaver & inverter circuit 52 for multiplying/adding the outputs of respective filters and the sine wave for digital modulation. Further, the rearranger 43 is made into two inputs and four outputs, plural following components are provided as well, and the input signals Ich and Qch are processed by four sub systems.



## LEGAL STATUS

[Date of request for examination] 09.10.1997

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3192803

[Date of registration] 25.05.2001

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's

**\*NOTICES\***

UPO and NCIP1 are not responsible for any damages caused by the use of this translation.

**1.1. This document has been translated by computer. So the translation may not reflect the original precisely.**

2### shows the word *which* can not be translated.

3. In the drawings, any words are not translated.

## CLAMS

**[Claim(s)]**

(Claim 1) The rearrangement machine which memorizes the predetermined signal train corresponding to an input signal train, and an above-mentioned predetermined signal train with the switch which generates the 1st output signal train and the predetermined signal train of the above 1st, and the 2nd output signal train that has the fixed phase relation. The digital modulation machine equipped with multiplication and the interleaver means to add for each waveform-shaping filter which shapes the above 1st and the 2nd output-signal train in waveform, the digital modulation oscillator which generates the sinusoidal value for digital modulation, and the output of each above-mentioned filter and the above-mentioned sine wave for digital modulation.

(Claim 2) The 1st memory which memorizes the 1st predetermined signal train corresponding to the 1st input signal train, The 1st and 2nd switches which generate the 1st output signal train from the 1st input signal train and the output signal train of the above 1st, and the 2nd output signal train that has the fixed phase relation from the predetermined signal train of the above 1st, The rearrangement machine which consists of the 2nd memory which generates the 1st and 2nd output signal train corresponding to an input signal train of the above 1st, and the same 3rd and 4th output signal train to the 2nd input signal train and 3rd and 4th switches, Each waveform-shaping filter which shapes the above 1st thru/or the 4th output signal train in waveform, The digital modulation machine equipped with multiplication and the interleaver means to add for the digital modulation modulator which generates two or more sinusoidal values for digital modulation, and the output of each above-mentioned filter and the above-mentioned sine wave for digital modulation.

**Translation done.]**

## DETAILED DESCRIPTION

**[Detailed Description of the Invention]**

[Industrial Application] This invention relates to the digital modulation machine which carries out digital processing of the digital multiple-value signal, shapes it in waveform, and is outputted as an analog signal.

[0002]

(Description of the Prior Art) In order to acquire the modulated required analog signal conventionally, some approaches which used the digital signal are considered. Drawing 15 is the block diagram having shown an example of the conventional digital modulation machine. As for a clock generation circuit, ROM in which, as for a shift register and 2, 3a was written, and, as for 1a and 1b, the output signal value was written, as for 3b, and 11, the selector for output selections and 4 are D/A converters. This circuit is the example used for pi / 4 shift QPSK modulator. Next, this actuation is explained. Generally, pi / 4 shift QPSK modulator is mapped on a phase flat surface to the data signal of an input in a signal mapping circuit, and is divided into an inphase component signal and its orthogonal component signal. These component signals are exchanged into an analog signal with the digital modulation vessel of drawing 15, and the output is taken out as a required modulation output in a quadrature modulation circuit.

(0003] Generally, like  $\pi/4$  shift, when much combination may have the value of an input signal, in order to generate a corresponding analog signal, many memory areas must be used. In the example of a configuration shown in drawing 15, in order to reduce this sharply, one kind of digital value is only written in ROM in which the output-signal value was written. And two shift registers are prepared, an input signal is divided and inputted, the value written to ROM is chosen, and it is made to make it output. Since a selector switches these ROM outputs by turns and outputs to D/A, there is little storage capacity of ROM and it ends.

[0004] Drawing 16 is drawing showing the configuration of other conventional digital modulation machines. Although it was digital signal processing to baseband signaling in the conventional examples of drawing 15, this example has realized even IF (intermediate frequency) signal by digital signal processing. That is, it consists of an interpolation circuit, a selector, and an inverter circuit. Using [ that is, ] that an orthogonality has [ channels of an inphase component signal, and Q channels of an orthogonal component signal by COS and SIN, the sampled value of one period of COS and SIN reads COS for a modulation, and the value of the SIN amplitude from common ROM paying attention to the ability to switch and use the same value.

[0005] As for a selector and 14, in drawing, 13 is [ COS and a SIN sampled-value generating circuit, and 15 ] multipliers as a part related to this application patent. This actuation is as follows. Ich of an input signal and a Qch signal pass along a digital filter, and are graduated further in an interpolation circuit. Although the multiplication of this roll-off output and a YKARUA sine wave sample is performed by the multiplier 15, let sinusoidal samples be four samples one period first. If a sample angle is made into 0,  $\pi / 2$ pi and  $3\pi / 2$  times, COS and SIN will be set to 1, 0 and 0, 1 and 0, and -1, respectively. In fact \*\* of this to the sampled-value generating circuit 14 which generates 0 as 1 and -1 is good. Furthermore, since another side is 0 when one side of SIN and COS is 1 or -1 at the above-mentioned include

angle, multiplication and coincidence addition require only multiplication. That is, what is necessary is just to choose COS or SIN. In this way, a selector 13 and a multiplier 15 will express digital modulation.

[0006]

[Problem(s) to be Solved by the Invention] The conventional digital modulation machine could be applied only when it was a modulation technique with Ich of an input signal and Qch independent even when it is constituted as mentioned above and deals with it in digital one to a carrier sine wave sampled value, and in the case of the digital phase modulation which carries out differential operation with the time of a front sample by the more nearly small-scale system, the technical problem were inapplicable occurred.

[0007] This invention was not made in order to cancel the above technical problems, and even if Ick(COS) Qch (SIN) is not independent, it aims at obtaining the small-scale digital modulation machine which can realize an IF signal by digital signal processing.

[0008]

[Means for Solving the Problem] The rearrangement machine by which the digital modulation machine concerning this invention is constituted from memory which memorizes the predetermined signal train corresponding to an input signal train, and an above-mentioned predetermined signal train with the switch with which the 1st output signal train and the output signal train of the above 1st, and the 2nd output signal train that has the fixed phase relation are generated, it had multiplication and the interleaver means to add for each waveform-shaping filter which shapes the above 1st and the 2nd output-signal train in waveform, the digital modulation oscillator which generates the sinusoidal value for digital modulation, and the output of each above-mentioned filter and the above-mentioned sine wave for digital modulation. Moreover, it is what invention of claim 2 made the rearrangement machine of invention of claim 1 plurality, and also made the component after it plurality. The 1st and 2nd switches which generate the 1st output signal train and the 1st output train, and the 2nd output signal train that has the fixed phase relation from the predetermined signal train of the 1st memory and the above 1st which memorize the 1st predetermined signal train corresponding to the 1st input signal train. The rearrangement machine which consists of the 2nd memory which generates the equivalent to 1st and 2nd output signal train corresponding to input signal train of the above 1st and 4th output signal train to the 2nd input signal train with the same configuration and 3rd and 4th switches. It had multiplication and the interleaver means to add for each waveform-shaping filter which shapes the above 1st thru/or the 4th output-signal train in waveform, the digital modulation oscillator which generates two or more sinusoidal values for digital modulation, and the output of each above-mentioned filter and the above-mentioned sine wave for digital modulation.

[0009]

[Function] The output-signal train value memorized by the memory in a rearrangement machine is read by input-value correspondence, further, from the relation of Ick and Qch of an output, a correspondence phase value is chosen [ both ] as other channels, and this digital modulation machine in this invention is given to a filter. Digital modulation and addition of a filter output are done (a digital modulation value chosen in fact), and it is given to a D/A converter as an output.

[0010]

[Example] Invention extended so that this could be applied also to the signal with which Ick and Qch relate and change to having been taken into consideration to the signal with the digital modulation machine of the example 1, former independent in Ick and Qch is explained. Drawing 1 is drawing showing the 1st example of this invention. This example is an example which applied the digital modulation machine of this application to Narrow-band MSK(s) (GMSK etc.), and  $\pi/2$  shifts BPSK. First, a configuration is described. Setting to drawing, 21 is the input signal sequence In. It is the input terminal of {\*\*\*+1} and 22 is a rearrangement machine which carries out the rearrangement of the input data and is outputted to an, bn, {\*\*\*\*+1}, and 012ch. 23 is an output terminal of the 1st waveform-shaping filter and this appearance which output the baseband signaling which inputted and was shaped in waveform according to the input sequence. It is the 2nd waveform-shaping filter which outputs the baseband signaling which inputted and was

shaped in waveform according to the input sequence. The 1st interpolation circuit where 25 interpolates the output of the waveform-shaping filter 23 the  $1/(4N_s)$  double period (N is an integer) of IF frequency, and 26 are the 2nd interpolation circuit which interpolates the output of the waveform-shaping filter 4 the  $1/(4N_s)$  double period (N is an integer) of IF frequency. It is INTARIBA and the inverter circuit which 27 follows the control signal of a controller 28, chooses and reverses the 1st and 2nd interpolation circuit output, and creates a digital IF modulating signal, and 28 is a controller which outputs the control signal of INTARIBA and an inverter circuit 27 an interpolation circuit actuation period and the  $1/(4M)$  double period (M integer:  $N \geq M$ ) of IF frequency. The D/A converter which carries out D/A conversion of the digital IF modulating signal with which 29 was created in INTARIBA and an inverter circuit 27, and 30 are the low pass filters from which the harmonic content of D/A-converter 29 output is removed, and 31 is an output terminal which outputs low pass filter 30 output outside.

[0011] The general property of the introduction input signal is explained. A data sequence [in] can express as follows the signal wave form by which  $\pi/2$  shift BPSK modulation was carried out. If complex representation of this is carried out, it will become (1) type and will become the form of (2) types in a real number expression.

[0012]

$$s(t) = \sum_n g(t-nTs) \exp(jn\pi/2) \exp(j\omega_c t) \quad (1)$$

$$sr(t) = Re s(t)$$

$$= \sum_n \{1 - g(t-nTs)\} \cos(\omega_c t + n\pi/2) \quad (2)$$

[0013] g(t) is the impulse response wave of transmitting baseband signaling, and Ts is symbol period and omega<sub>c</sub> here, it is carrier angular frequency. (2) If a formula is transformed, it will become the following (3) types. If a data sequence [in] is divided into two sequences [an] and [bn] and is considered now, it will become the expression of (4) types. Application of this rewrites (3) types like (5) types.

[0014]

[Equation 2]

$$\begin{aligned} sr(t) = \sum_n \{ & a_n g(t-nTs) - b_n g(t-(4n+2)Ts) \} \cos(\omega_c t) \\ & - \sum_n \{ & a_n g(t-(4n+1)Ts) - b_n g(t-(4n+3)Ts) \} \sin(\omega_c t) \end{aligned} \quad (3)$$

$$\begin{aligned} \{a_n\} = \{ & \dots, a_{4n}, a_{4n+1}, a_{4n+2}, a_{4n+3}, a_{4n+4}, a_{4n+5}, \dots \} \\ = \{ & \dots, 1, 0, 0, -1, 0, 0, 1, 0, 0, -1, 0, 0, \dots \} \end{aligned}$$

$$\begin{aligned} \{b_n\} = \{ & \dots, b_{4n}, b_{4n+1}, b_{4n+2}, b_{4n+3}, b_{4n+4}, b_{4n+5}, \dots \} \\ = \{ & \dots, 0, 0, 1, 0, 0, -1, 0, 0, 1, 0, 0, -1, 0, 0, \dots \} \end{aligned} \quad (4)$$

$$sr(t) = \sum_{n:\text{even}} \{a_n g(t-nTs) \cos(\omega_c t)\}$$

$$- \sum_{n:\text{odd}} \{b_n g(t-nTs) \sin(\omega_c t)\} \quad (5)$$

[0015] Now, the rearrangement machine 22 carries out the rearrangement of the data sequence [n] to two sub sequences [an] and [bn] according to (4) types. Next, two sub sequences [an] by which the rearrangement was carried out, and [bn] are inputted into the waveform-shaping filters 23 and 24, respectively, and are changed into the band-limited transmitting baseband signaling [a'K] which is expressed with (6) types, and [b'K]. If it does so, the signal wave form of a real number expression will be expressed by (7) formulas.

[Equation 3]

$$a'K = \sum_{n:\text{even}} a_n g(kT_f - nTs)$$

$$b'K = \sum_{n:\text{odd}} b_n g(kT_f - nTs) \quad (6)$$

$$sr(kT_f) = a'K \cos(\omega_c kT_f) - b'K \sin(\omega_c kT_f) \quad (7)$$

[0017] (7) At a formula, it is  $T_f$ . The period of a waveform-shaping filter circuit of operation and  $k$  show an integer. Generally it is  $T_s/T_f$ . Two or more numeric values are chosen. The signal [a'K] shaped in waveform is inputted into an interpolation circuit 25. An interpolation circuit 25 is the 1st interpolation circuit which interpolates waveform-shaping filter 23 output the  $1/(4M)$  double period ( $M$  is an integer) of IF frequency. Similarly, 26 is the 2nd interpolation circuit which interpolates waveform-shaping filter 24 output the  $1/(4M)$  double period ( $M$  is an integer) of IF frequency. Drawing 2 is an example which shows the condition of interpolation, and is interpolating the waveform-shaping filter output of the exaggerated sample 4 to the sample further 4 times. In this case, IF frequency is set to  $T_s/4$ . Here, it is a'K. Interpolation circuit 28 interpolated output is set to  $A_i$ , and it is b'K. Similarly. The interpolated output is set to  $B_i$ . [0018] Next, actuation of a controller 28 is explained. (5) A formula shows that the following two

subcarriers are required to express  $\pi/2$  shift BPSK signal

$$Ac(t) = \cos(\omega_{\text{magac}} t)$$

$$Bc(t) = \sin(\omega_{\text{magac}} t)$$

The sample point of a subcarrier will be taken with an include angle  $0, \pi/3, 2\pi/3$  and  $\pi/2$ . The sampled-value sequence of each subcarrier is shown in drawing 3. If it carries out like this, the sample sequence value of each subcarrier has the value by turns, and when a certain subcarrier is  $\pi/4$ , other subcarriers are surely 0. Therefore, a modulating signal can be expressed by the following (8) types and (9) formulas.

[0019]

$$sr(kT_f) = a'K \cos(\omega_{\text{magac}} kT_f)$$

$$- b'K \sin(\omega_{\text{magac}} kT_f) \quad (8)$$

$$sr(t) = A \cos(\omega_{\text{magac}} t)$$

$$- B \sin(\omega_{\text{magac}} t) \quad (9)$$

$T_c$  is the period of an interpolation circuit of operation here. Moreover, the following sequences which operate the  $1/(4M)$  double period of carrier frequency are equivalent to (9) types.

[0020]

[Equation 4]

$$sr(t) = \{ \dots, A_1, B_1, A_1+1, B_1+1, A_1+2, B_1+2, A_1+3, \dots \} \quad (10)$$

[0021] That is, a digital IF signal is realizable by choosing and outputting  $A_i$  and  $B_i$  and reversing them 2 sample periods so that it may be expressed with (10) types. That is, a controller 28 sends out the control signal for realizing actuation given to INTARIBA and an inverter circuit 27 by (10) formulas. Specifically, an example of the control signal which a controller 28 gives to drawing 4 in INTARIBA and an inverter circuit 27 is shown.

[0022] In response to a control signal, INTARIBA and an inverter circuit 27 choose and reverse two interpolation circuit outputs, and outputs them. An example of each  $\pi/4$  circuit output A (a), B (b) output, and the output of INTARIBA and an inverter circuit 27 is shown in drawing 5. Next, D/A conversion of the INTARIBA and inverter circuit 28 output value is carried out with D/A converter 29. And harmonic content is removed by the low pass filter 30, and D/A-converter 29 output signal turns into an analog IF modulating signal. At this time, a low pass filter 30 is set as the band which removes the harmonic content in 4 or more times of IF frequency. Frequency correspondence explains the above-mentioned explanation. That is, the spectrum of D/A-converter 29 output is shown in drawing 6 (b), and the spectrum of low pass filter 30 output is shown for the spectrum of INTARIBA and inverter circuit 27 output in drawing 6 (a) at drawing 6 (c).

[0023] Both example 2. This examples explain the example of the digital modulation machine

applied to the signal side in which Ich and Qch carry out sequential change by specific relation. As the example, the example applied to  $\pi/4$  shift QPSK modulator is described hereafter. Drawing 7 R> 7 is drawing showing the example 2 of this invention. Setting to drawing, 41 is the Ich input sequence In. It is the input terminal of [1 [\*\*]] and 42 is the Qch input sequence Qn. The input terminal of [\*\*\*1] and 43 carry out the rearrangement of I and the Qch input data, and are an, bn, cn, and dn. They are [\*\*\*1 and the rearrangement machine which outputs Q4ch, 44 are an, 45, 46, and 47 are bn, cn, and dn, respectively to the 1st waveform-shaping filter and this appearance which output the baseband signaling which inputted and was shaped in waveform according to the input sequence. It is the 2nd, 3rd, and 4th waveform-shaping filter which outputs the baseband signaling which inputted and was shaped in waveform according to the input sequence. 48 is the 1st interpolation circuit which interpolates the output of the waveform-shaping filter 44 the  $1/(8N_s)$  double period ( $N$  is an integer) of IF frequency, and the 2nd, 3rd, and 4th interpolation circuit where, as for 48, 50, and 51, IF frequency carries out  $1/(8N_s)$  double period ( $N$  is integer) interpolation of the output of the waveform-shaping filters 45, 46, and 47, respectively similarly. It is INTARIBA and the inverter circuit which 52 follows the control signal of a controller 53, chooses and reverses the 1st, 2nd, 3rd, and 4th interpolation

circuit output, and creates a digital IF modulating signal, and 53 is a controller which outputs the control signal of INTARIBA and an inverter circuit 52 the 1/(8M) double period (M integer: N>=M) of IF frequency. 54 is the D/A converter which carries out D/A conversion of the digital IF modulating signal created in INTARIBA and an inverter circuit 52, and the low pass filter from which 55 removes the harmonic content of D/A-converter 54 output, and 56 are output terminals which output low pass filter 55 output outside.

[0024] By the way, a data sequence [n and Qn] can express as follows the signal wave form by which pi/4 shift QPSK modulation was carried out. If complex representation of this is carried out, it will become (11) types and will become the form of (12) types in a real number expression.

[0025]

[Equation 5]

$$s(t) = \sum_n (I_n + j Q_n) g(t-nTs) \exp(j\omega_c t) \exp(j\omega_c t) \quad (11)$$

$$sr(t) = \operatorname{Re} s(t)$$

$$= \sum_n (I_n g(t-nTs) \cos(\omega_c t + n\pi/4) - Q_n g(t-nTs) \sin(\omega_c t + n\pi/4)) \quad (12)$$

[0026] g(t) is the impulse response wave of transmitting baseband signaling, and Ts is symbol period and omega\_c here. It is carrier angular frequency. (2) If a formula is transformed, it will become the following (13) types. Moreover, if a data sequence [n and Qn] is expressed by four sub sequences [an], [bn], [cn], and [dn], it will become like (14) types. At this time, (13) types can be expressed by (15) formulas.

[0027]

[Equation 6]

$$\begin{aligned} sr(t) = & \sum_n \{ I_n g(t-nTs) - Q_n g(t-(8n+2)Ts) \\ & - I_{8n+4} g(t-(8n+4)Ts) + Q_{8n+6} g(t-(8n+6)Ts) \} \cos(\omega_c t) \\ & - \sum_n \{ Q_n g(t-nTs) + I_{8n+2} g(t-(8n+2)Ts) \\ & - Q_{8n+4} g(t-(8n+4)Ts) - I_{8n+6} g(t-(8n+6)Ts) \} \sin(\omega_c t) \\ & + \sum_n \{ I_{8n+1} g(t-(8n+1)Ts) - Q_{8n+3} g(t-(8n+3)Ts) \\ & - I_{8n+5} g(t-(8n+5)Ts) - Q_{8n+7} g(t-(8n+7)Ts) \} \cos(\omega_c t + \pi/4) \\ & - \sum_n \{ Q_{8n+1} g(t-(8n+1)Ts) + I_{8n+3} g(t-(8n+3)Ts) \\ & - Q_{8n+5} g(t-(8n+5)Ts) - I_{8n+7} g(t-(8n+7)Ts) \} \sin(\omega_c t + \pi/4) \end{aligned} \quad (13)$$

$$\begin{aligned} \{a_n\} = & \{ \dots, a_{8n}, a_{8n+1}, a_{8n+2}, a_{8n+3}, a_{8n+4}, a_{8n+5}, \\ & a_{8n+6}, a_{8n+7}, \dots \} \\ = & \{ \dots, I_{8n}, 0, -Q_{8n+2}, 0, -I_{8n+4}, 0, Q_{8n+6}, 0, \dots \} \\ \{b_n\} = & \{ \dots, b_{8n}, b_{8n+1}, b_{8n+2}, b_{8n+3}, b_{8n+4}, b_{8n+5}, \\ & b_{8n+6}, b_{8n+7}, \dots \} \\ = & \{ \dots, Q_{8n}, 0, I_{8n+2}, 0, -Q_{8n+4}, 0, -I_{8n+6}, 0, \dots \} \\ \{c_n\} = & \{ \dots, c_{8n}, c_{8n+1}, c_{8n+2}, c_{8n+3}, c_{8n+4}, c_{8n+5}, \\ & c_{8n+6}, c_{8n+7}, \dots \} \\ = & \{ \dots, 0, I_{8n+1}, 0, -Q_{8n+3}, 0, -I_{8n+5}, 0, Q_{8n+7}, \dots \} \\ \{d_n\} = & \{ \dots, d_{8n}, d_{8n+1}, d_{8n+2}, d_{8n+3}, d_{8n+4}, d_{8n+5}, \\ & d_{8n+6}, d_{8n+7}, \dots \} \\ = & \{ \dots, 0, Q_{8n+1}, 0, I_{8n+3}, 0, -Q_{8n+5}, 0, -I_{8n+7}, \dots \} \end{aligned} \quad (14)$$

$$\begin{aligned} sr(t) = & \sum_{n:\text{even}} \{ a_n g(t-nTs) \cos(\omega_c t) - b_n g(t-nTs) \sin(\omega_c t) \\ & + \sum_{n:\text{odd}} \{ c_n g(t-nTs) \cos(\omega_c t + \pi/4) \\ & - d_n g(t-nTs) \sin(\omega_c t + \pi/4) \} \end{aligned} \quad (15)$$

[0028] Now, the rearrangement machine 43 carries out the rearrangement of the data sequence [In and Qn] to four sub sequences [an], [bn], [cn], and [dn] according to (14) types. An example of a rearrangement is shown in drawing 8 P. 8, namely, a rearrangement machine — actual — the storage value of ROM — as it is — or reversal — or that is not right and switch selection of "0" is made. Next, four sub sequences [an] by which the rearrangement was carried out [bn], [cn], and [dn] are inputted into the waveform-shaping filters 44, 45, 46, and 47, respectively, and are changed into the transmitting baseband signaling [a<sub>t</sub>] with which (16) type expressions were

band-limited,  $\{b_k\}$ ,  $\{c_k\}$ , and  $\{d_k\}$ . Therefore, a signal wave form is expressed with (17) types.

[0029]

[Equation 7]

$$\begin{aligned} a_k &= \sum_{n:\text{even}} a_n g(kT_f - nT_s) \\ b_k &= \sum_{n:\text{even}} b_n g(kT_f - nT_s) \\ c_k &= \sum_{n:\text{odd}} c_n g(kT_f - nT_s) \\ d_k &= \sum_{n:\text{odd}} d_n g(kT_f - nT_s) \end{aligned} \quad (16)$$

$$\begin{aligned} sr(kT_f) &= a_k \cos(\omega_c kT_f) - b_k \sin(\omega_c kT_f) \\ &+ c_k \cos(\omega_c kT_f + \pi/4) - d_k \sin(\omega_c kT_f + \pi/4) \end{aligned} \quad (17)$$

[0030] Here, it is  $T_s$ . The period of a waveform-shaping filter circuit of operation and  $k$  show an integer. Generally it is  $T_s/T_f$ . Two or more numeric values are chosen. The example of a configuration of the waveform-shaping filter 44 is shown in drawing 9. Setting to drawing 9, 60 is sub sequence  $\{a_n\}$ , it is the input terminal of  $\{a_n\}$  and 0, and 61 is  $T_s$ . The shift register which operates periodically, and 52 are  $T_s/N=T_f$ . It is ROM which outputs the baseband wave which the  $N$ -ary counter which operates periodically, and 63 made the address the output of a shift register 61, and the output of the  $N$ -ary counter 62, and has been memorized, and 24 is an output terminal. Other waveform-shaping filters 45, 46, and 47 are realizable with the same configuration. In addition, this waveform-shaping filter may consist of usual FIRs and IIR. Next, the signal  $\{a_k\}$  shaped in waveform is inputted into an interpolation circuit 48. An interpolation circuit 48 is the 1st interpolation circuit which interpolates waveform-shaping filter 44 output the  $1/(8M)$  double period ( $M$  is an integer) of IF frequency. Similarly, 49, 50, and 51 are the waveform-shaping filters 45 and 46 and the 2nd, 3rd, and 4th interpolation circuit which interpolates 47 outputs the  $1/(8M)$  double period ( $M$  is an integer) of IF frequency, respectively. Drawing 4 is an example which shows the condition of interpolation, and is interpolating the waveform-shaping filter output of the exaggerated sample 4 to the sample further 8 times. In this case, IF frequency is set to  $T_s/4$ . Here, it is  $a_k$ . It is interpolation circuit 8 interpolated output to  $A_i$  and this appearance  $b_k$ ,  $c_k$ , and  $d_k$ . The interpolated output is set to  $B_i$ ,  $C_i$ , and  $D_i$ , respectively.

[0031] Next, actuation of a controller 53 is explained. (15) A formula shows that four subcarriers of the following (18) types are required to express  $\pi/4$  shift QPSK signal.

$$\begin{aligned} Ac(t) &= \cos(\omega_{\text{agac}} t) \\ Bc(t) &= \sin(\omega_{\text{agac}} t) \\ Cc(t) &= \cos(\omega_{\text{agac}} t + \pi/4) \\ Dc(t) &= \sin(\omega_{\text{agac}} t + \pi/4) \end{aligned} \quad (18)$$

The sampled-value sequence of each subcarrier is shown in drawing 11. Also in this case, a sample is first performed by four points of subcarrier 1 period like an example 1. For example, when drawing 11 (a) expresses the sampled-value sequence of  $Ac(t)$  and the 1 period 4 sample  $\{1, 0, -1, 0\}$  of the part of  $\{a_n\}$  is carried out next, the part of  $x$  is the case where 0 insertion is performed between each sample. This can express the sampled-value sequence of  $Ac(t)$  with 1 period 8 sample (repeat of 1, 0, 0, -1, and 0, 0 and 0) inserted zero times. Similarly, as shown by drawing 11 (b), (c), and (d), it can express by the sampled-value sequence of 1 period 8 sample which inserted  $Bc(t)$ ,  $Cc(t)$ , and  $Dc(t)$  zero times.

[0032] Here, if drawing 11 (a) - (d) is seen, the sampled-value sequence of each subcarrier has

the value by turns, and when a certain subcarrier is  $\{a_n\}$ , other three subcarriers are surely 0. Therefore, a modulating signal can be expressed by the following (19) types and (20) formulas.

$$\begin{aligned} sr(kT_f) &= a_k \cos(\omega_{\text{agac}} kT_f) \\ &- b_k \sin(\omega_{\text{agac}} kT_f) \\ &+ c_k \cos(\omega_{\text{agac}} kT_f + \pi/4) \\ &- d_k \sin(\omega_{\text{agac}} kT_f + \pi/4) \end{aligned} \quad (19)$$

$$\begin{aligned} sr(t) &= A \cos(\omega_{\text{agac}} t) \\ &- B \sin(\omega_{\text{agac}} t) \\ &+ C \cos(\omega_{\text{agac}} t + \pi/4) \\ &- D \sin(\omega_{\text{agac}} t + \pi/4) \end{aligned} \quad (20)$$

$T_c$  is the period of an interpolation circuit of operation here. Moreover, the following sequences which operate the  $1/(8M)$  double period of carrier frequency are equivalent to (20) types.

[0033]

[Equation 8]

$$sr(t) = \{ \dots, B_i, B_i, C_i, A_i, D_i, B_i, C_i, A_i, D_i, \dots \} \quad (21)$$

[0034] That is, a digital IF signal is realizable by choosing and outputting  $D_i$ ,  $B_i$ ,  $C_i$ , and  $A_i$  and reversing them 4 sample periods like (21) types. That is, a controller 53 sends out the control signal for realizing actuation given to INTARIBA and an inverter circuit 52 by (21) formulas. An example of the control signal which a controller 13 gives to drawing 12 in INTARIBA and an inverter circuit 52 is shown. In response to a control signal, INTARIBA and an inverter circuit 52 choose and reverse four interpolation circuit outputs, and outputs them. Each interpolation circuit output  $A_i$ ,  $B_i$ ,  $C_i$ , and  $D_i$  and an example of  $D_i$  output and the output of INTARIBA and an inverter circuit 52 are shown in drawing 13. Next, D/A conversion of the INTARIBA and inverter circuit 52 output value is carried out with D/A converter 54. And harmonic content is removed by the low pass filter 55, and D/A-converter 54 output signal turns into an analog IF modulating signal. At this time, a low pass filter 55 is set as the band which removes the harmonic content in 4 or more times of IF frequency. If frequency band correspondence explains the above-mentioned relation, it will become like drawing 14. That is, the spectrum of D/A-converter 54 output is shown in drawing 14 (b), and the spectrum of low pass filter 55 output is shown for the spectrum of INTARIBA and inverter circuit 52 output in drawing 14 (c) at drawing 14 (a).

[0035]

[Effect of the Invention] The rearrangement machine which is constituted in a digital modulation machine with the switch which generates the 1st and 2nd output-signal train from the memory which memorizes the predetermined signal train corresponding to an input signal train, and this predetermined signal train as mentioned above according to this invention. There are each waveform-shaping filter, a digital modulation oscillator, and effectiveness that it is small-scale in the digital modulation machine many input signals of whose to a differential method are not mainly ICh and Qch independence since it had multiplication and the INTARIBA means to add, and these can be realized.

[Translation done.]

## \* NOTICES \*

JP0 and NCIP1 are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## TECHNICAL FIELD

[Industrial Application] This invention relates to the digital modulation machine which carries out signal processing of the digital multiple-value signal, shapes it in waveform, and is outputted as an analog signal.

[Translation done.]

## \* NOTICES \*

JP0 and NCIP1 are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## PRIOR ART

[Description of the Prior Art] In order to acquire the modulated required analog signal conventionally, some approaches which used the digital signal are considered. Drawing 15 is the block diagram having shown an example of the conventional digital modulation machine. As for a clock generation circuit, ROM in which, as for a shift register and 2, 3a was written, and, as for 1a and 1b, the output signal value was written, as for 3b, and 11, the selector for output selections and 4 are D/A converters. This circuit is the example used for  $\pi/4$  shift QPSK modulator. Next, this actuation is explained. Generally,  $\pi/4$  shift QPSK modulator is mapped on a phase flat surface to the data signal of an input in a signal mapping circuit, and is divided into an inphase component signal and its orthogonal component signal. These component signals are changed into an analog signal with the digital modulation vessel of drawing 15, and the output is taken out as a required modulation output in a quadrature modulation circuit.

[0003] Generally, like  $\pi/4$  shift, when much combination may have the value of an input signal, in order to generate a corresponding analog signal, many memory areas must be used. In the example of a configuration shown in drawing 15, in order to reduce this sharply, one kind of digital value is only written in ROM in which the output-signal value was written. And two shift registers are prepared, an input signal is divided and inputted, the value written to ROM is chosen, and it is made to make it output. Since a selector switches these ROM outputs by turns and outputs to D/A, there is little storage capacity of ROM, and it ends.

[0004] Drawing 16 is drawing showing the configuration of other conventional digital modulation machines. Although it was digital signal processing to baseband signaling in the conventional example of drawing 15, this example has realized even IF (intermediate frequency) signal by digital signal processing. That is, it consists of an interpolation circuit, a selector, and an inverter circuit. Using [ that is, ] that an orthogonality has 1 channels of an inphase component signal, and Q channels of an orthogonal component signal by COS and SIN, the sampled value of one period of COS and SIN reads COS for a modulation, and the value of the SIN amplitude from common ROM paying attention to the ability to switch and use the same value.

[0005] As for a selector and 14, in drawing 13 is [ COS and a SIN sampled-value generating circuit, and 15 ] multipliers as a part related to this application patent. This actuation is as follows. 1ch of an input signal and a Qch signal pass along a digital filter, and are graduated further in an interpolation circuit. Although the multiplication of this roll-off output and a KYARUA sine wave sample is performed by the multiplier 15, let sinusoidal samples be four samples one period first. If a sample angle is made into 0,  $\pi/2$  and  $3\pi/2$  times, COS and SIN will be set to 1, 0, -1, 0 and 0, 1 and 0, and -1, respectively. In fact, \*\* of this to the sampled-value generating circuit 14 which generates 0 as 1 and -1 is good. Furthermore, since another side is 0 when one side of SIN and COS is 1 or -1 at the above-mentioned include angle, multiplication and coincidence addition require only multiplication. That is, what is necessary is just to choose COS or SIN. In this way, a selector 13 and a multiplier 15 will express digital modulation.

[Translation done.]

JP 05-244882A [EFFECT OF THE INVENTION]

1/1 ページ

## \* NOTICES \*

JP0 and ICIP1 are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\* shows the word which can not be translated.

3. In the drawings, any words are not translated.

## EFFECT OF THE INVENTION

[Effect of the Invention] The rearrangement machine which is constituted in a digital modulation machine with the switch which generates the 1st and 2nd output-signal train from the memory which memorizes the predetermined signal train corresponding to an input signal train, and this predetermined signal train as mentioned above according to this invention. There are each waveform-shaping filter, a digital modulation oscillator, and effectiveness that it is small-scale in the digital modulation machine many input signals of whose to a differential method are not mainly Ich and Qch independence since it had multiplication and the INTARBA means to add, and these can be realized

[Translation done.]

JP 05-244882A [TECHNICAL PROBLEM]

1/1 ページ

## \* NOTICES \*

JP0 and ICIP1 are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\* shows the word which can not be translated.

3. In the drawings, any words are not translated.

## TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] The conventional digital modulation machine could be applied only when it was a modulation technique with Ich of an input signal and Qch independent even when it is constituted as mentioned above and deals with it in digital one to a carrier sine wave sampled value, and in the case of the digital phase modulation which carries out differential operation with the time of a front sample by the more nearly small-scale system, the technical problem were inapplicable occurred.

[0007] This invention was not made in order to cancel the above technical problems, and even if Ich(COS) Qch (SIN) is not independent, it aims at obtaining the small-scale digital modulation machine which can realize an IF signal by digital signal processing.

[0008]

[Translation done.]



JP 05-244882A [MEANS]

1/1 ページ

## \* NOTICES \*

JP0 and NCIP1 are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## MEANS

[Means for Solving the Problem] The rearrangement machine by which the digital modulation machine concerning this invention is constituted from memory which memorizes the predetermined signal train corresponding to an input signal train, and an above-mentioned predetermined signal train with the switch with which the 1st output signal train and the output signal train of the above 1st and the 2nd output signal train that has the fixed phase relation are generated. It had multiplication and the interleaver means to add for each waveform-shaping filter which shapes the above 1st and the 2nd output-signal train in waveform, the digital modulation oscillator which generates the sinusoidal value for digital modulation, and the output of each above-mentioned filter and the above-mentioned sine wave for digital modulation. Moreover, it is what invention of claim 2 made the rearrangement machine of invention of claim 1 plurality, and also made the component after it plurality. The 1st and 2nd switches which generate the 1st output signal train and the 1st output train, and the 2nd output signal train that has the fixed phase relation from the predetermined signal train of the 1st memory and the above 1st which memorize the 1st predetermined signal train corresponding to the 1st input signal train. The rearrangement machine which consists of the 2nd memory which generates the equivalent to 1st and 2nd output signal train corresponding to input signal train of the above 1st 3rd, and 4th output signal train to the 2nd input signal train with the same configuration and 3rd and 4th switches, it had multiplication and the interleaver means to add for each waveform-shaping filter which shapes the above 1st thru/or the 4th output-signal train in waveform, the digital modulation oscillator which generates two or more sinusoidal values for digital modulation, and the output of each above-mentioned filter and the above-mentioned sine wave for digital modulation.

[Translation done.]

JP 05-244882A [OPERATION]

1/1 ページ

## \* NOTICES \*

JP0 and NCIP1 are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## OPERATION

[Function] The output-signal train value memorized by the memory in a rearrangement machine is read by input-value correspondence, further, from the relation of fch and Qch of an output, a correspondence phase value is chosen [both ] as other channels, and the digital modulation machine in this invention is given to a filter. Digital modulation and addition of a filter output are done (a digital modulation value chosen in fact), and it is given to a D/A converter as an output.

[Translation done.]

## \* NOTICES \*

JP.0 and MCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\* shows the word which can not be translated.

3. In the drawings, any words are not translated.

## EXAMPLE

[Example] Invention extended so that this could be applied also to the signal with which Ich and Qch relate and change to having been taken into consideration to the signal with the digital modulation machine of the example 1, former independent in Ich and Qch is explained. Drawing 1 is drawing showing the 1st example of this invention. This example is an example which applied the digital modulation machine of this application to Narrow-band MSK(s) (GMSK etc.), and  $\pi/2$  shifts BPSK. First, a configuration is described. Setting to drawing, 21 is the input signal sequence In. It is the input terminal of {\*\*\*1} and 22 is a rearrangement machine which carries out the rearrangement of the input data and is outputted to an, {\*\*\*1}, and Qch. 23 is an, 24 is bit to the 1st waveform-shaping filter and this appearance which output the baseband signaling which inputted and was shaped in waveform according to the input sequence. It is the 2nd waveform-shaping filter which outputs the baseband signaling which inputted and was shaped in waveform according to the input sequence. The 1st interpolation circuit where 25 interpolates the output of the waveform-shaping filter 23 the  $1/(4N_s)$  double period (N is an integer) of IF frequency, and 26 are the 2nd interpolation circuit which interpolates the output of the waveform-shaping filter 4 the  $1/(4N_s)$  double period (N is an integer) of IF frequency. It is INTARIBA and the inverter circuit which 27 follows the control signal of a controller 28, chooses and reverses the 1st and 2nd interpolation circuit output, and creates a digital IF modulating signal, and 28 is a controller which outputs the control signal of INTARIBA and an inverter circuit 27 an interpolation circuit actuation period and the  $1/(4M)$  double period (M integer:  $N \rightarrow M$ ) of IF frequency. The D/A converter which carries out D/A conversion of the digital IF modulating signal with which 29 was created in INTARIBA and an inverter circuit 27, and 30 are the low pass filters from which the harmonic content of D/A-converter 29 output is removed, and 31 is an output terminal which outputs low pass filter 30 output outside.

[0011] The general property of the introduction input signal is explained. A data sequence [In] can express as follows the signal wave form by which  $\pi/2$  shift BPSK modulation was carried out. If complex representation of this is carried out, it will become (1) type and will become the form of (2) types in a real number expression.

[0012]

$$s(t) = \sum_n I_n g(t-nT_s) \exp(jn\pi/2) \exp(j\omega_c t) \quad (1)$$

[Equation 1]

$$sr(t) = Re s(t)$$

$$= \sum_n I_n g(t-nT_s) \cos(\omega_c t + n\pi/2) \quad (2)$$

[0013]  $g(t)$  is the impulse response wave of transmitting baseband signaling, and  $T_s$  is symbol period and omega<sub>c</sub> here. It is carrier angular frequency. (2) If a formula is transformed, it will become the following (3) types. If a data sequence [In] is divided into two sequences [an] and [bn]

and is considered now, it will become the expression of (4) types. Application of this rewrites (3) types like (5) types.

[0014]

[Equation 2]

$$\begin{aligned} sr(t) &= \sum_n \{ I_n g(t-nT_s) - I_{4n+2} g(t-(4n+2)T_s) \} \cos(\omega_c t) \\ &\quad - \sum_n \{ I_{4n+1} g(t-(4n+1)T_s) - I_{4n+3} g(t-(4n+3)T_s) \} \sin(\omega_c t) \end{aligned} \quad (3)$$

$$\begin{aligned} \{a_n\} &= \{ \dots, a_{4n}, a_{4n+1}, a_{4n+2}, a_{4n+3}, a_{4n+4}, a_{4n+5}, \dots \} \\ &= \{ \dots, I_{4n}, 0, -I_{4n+2}, 0, I_{4n+4}, 0, \dots \} \end{aligned}$$

$$\begin{aligned} \{b_n\} &= \{ \dots, b_{4n}, b_{4n+1}, b_{4n+2}, b_{4n+3}, b_{4n+4}, b_{4n+5}, \dots \} \\ &= \{ \dots, 0, I_{4n+1}, 0, -I_{4n+3}, 0, I_{4n+5}, \dots \} \end{aligned} \quad (4)$$

$$\begin{aligned} sr(t) &= \sum_{n: \text{even}} \{ a_n g(t-nT_s) \cos(\omega_c t) \} \\ &\quad - \sum_{n: \text{odd}} \{ b_n g(t-nT_s) \sin(\omega_c t) \} \end{aligned} \quad (5)$$

[0015] Now, the rearrangement machine 22 carries out the rearrangement of the data sequence [In] to two sub sequences [an] and [bn] according to (4) types. Next, two sub sequences [an] by which the rearrangement was carried out, and [bn] are inputted into the waveform-shaping filters 23 and 24, respectively, and are changed into the band-limited transmitting baseband signaling [aK] which is expressed with (6) types, and [bK]. If it does so, the signal wave form of a real number expression will be expressed by (7) formulas.

[0016]

[Equation 3]

$$a_K = \sum_n I_n: \text{even} a_n g(KT_s - nT_s)$$

$$b_K = \sum_n I_n: \text{odd} b_n g(KT_s - nT_s) \quad (6)$$

$$sr(KT_s) = a_K \cos(\omega_c KT_s) - b_K \sin(\omega_c KT_s) \quad (7)$$

[0017] (7) At a formula, it is  $T_s$ . The period of a waveform-shaping filter circuit of operation and K show an integer. Generally it is  $T_s/T_f$ . Two or more numeric values are chosen. The signal [aK] shaped in waveform is inputted into an interpolation circuit 25. An interpolation circuit 25 is the 1st interpolation circuit which interpolates waveform-shaping filter 23 output the  $1/(4M)$  double period (M is an integer) of IF frequency. Similarly, 28 is the 2nd interpolation circuit which interpolates waveform-shaping filter 24 output the  $1/(4M)$  double period (M is an integer) of IF frequency. Drawing 2 is an example which shows the condition of interpolation, and is

interpolating the waveform-shaping filter output of the exaggerated sample 4 to the sample further 4 times. In this case, IF frequency is set to  $T_s/4$ . Here, it is a K. Interpolation circuit 28 interpolated output is set to  $A_i$ , and it is b'K similarly. The interpolated output is set to  $B_i$ . [0018] Next, actuation of a controller 28 is explained. (5) A formula shows that the following two subcarriers are required to express  $\pi/2$  shift BPSK signal.

$$A_c(t) = \cos(\omega_{\text{c}} t)$$

$$B_c(t) = -\sin(\omega_{\text{c}} t)$$

The sample point of a subcarrier will be taken with an include angle  $0, \pi/3, 2\pi/3, \pi$  and  $5\pi/6$ . The sampled-value sequence of each subcarrier is shown in drawing 3. If it carries out like this, the sample sequence value of each subcarrier has the value by turns, and when a certain subcarrier is  $\pi/2$ , other subcarriers are surely 0. Therefore, a modulating signal can be expressed by the following (8) types and (9) formulas.

[0019]

$$s(t) = a'K \cos(\omega_{\text{c}} t)$$

$$- b'K \sin(\omega_{\text{c}} t)$$

(8)

$$s(t) = A \cos(\omega_{\text{c}} t)$$

$$- B \sin(\omega_{\text{c}} t)$$

(9)

$T_c$  is the period of an interpolation circuit of operation here. Moreover, the following sequences which operate the  $1/(4M)$  double period of carrier frequency are equivalent to (9) types.

[0020]

[Equation 4]

$$s(t) = \{ \dots, \overline{A_1}, \overline{B_1}, \overline{A_2}, \overline{B_2}, \overline{A_3}, \overline{B_3}, \dots \} \quad (10)$$

[0021] That is, a digital IF signal is realizable by choosing and outputting  $A_i$  and  $B_i$  and reversing them 2 sample periods so that it may be expressed with (10) types. That is, a controller 28 sends out the control signal for realizing actuation given to INTARIBA and an inverter circuit 27 by (10) formulas. Specifically, an example of the control signal which a controller 28 gives to drawing 4 in INTARIBA and an inverter circuit 27 is shown.

[0022] In response to a control signal, INTARIBA and an inverter circuit 27 choose and reverse two interpolation circuit outputs, and outputs them. An example of each circuit output A (a), B (b) output, and the output of INTARIBA and an inverter circuit 27 is shown in drawing 5.

Next, D/A conversion of the INTARIBA and inverter circuit 28 output value is carried out with D/A converter 29. And harmonic content is removed by the low pass filter 30, and D/A-converter 29 output signal turns into an analog IF modulating signal. At this time, a low pass filter 30 is set as the band which removes the harmonic content in 4 or more times of IF frequency. Frequency correspondence explains the above-mentioned explanation. That is, the spectrum of D/A-converter 29 output is shown in drawing 6 (b), and the spectrum of low pass filter 30 output is shown for the spectrum of INTARIBA and inverter circuit 27 output in drawing 6 (a) at drawing 6 (c).

[0023] Both examples explain the example of the digital modulation machine applied to the signal side in which I and Q carry out sequential change by specific relation. As the example, the example applied to  $\pi/4$  shift QPSK modulator is described hereafter. Drawing 7 is drawing showing the example 2 of this invention. Setting to drawing 41 is the I input sequence  $I_n$ . It is the input terminal of I [\*\*\*] and 42 is the Q input sequence  $Q_n$ . The input terminal of [\*\*\*\*] and 43 carry out the rearrangement of I and the Q2ch input data, and are an, bn, cn, and dn. They are [\*\*\*\*] and the rearrangement machine which outputs 04ch, 44 is an, 45, 46, and 47 are bn, cn, and dn, respectively to the 1st waveform-shaping filter and this appearance which output the baseband signaling which inputted and was shaped in waveform according to the input sequence. It is the 2nd, 3rd, and 4th waveform-shaping filter which outputs the baseband signaling which inputted and was shaped in waveform according to the input sequence. 48 is the 1st interpolation circuit which interpolates the output of the waveform-shaping filter 44 the  $1/(8N)$  double period (N is an integer) of IF frequency, and the

2nd, 3rd, and 4th interpolation circuit where, as for 49, 50, and 51, IF frequency carries out  $1/(8N)$  double period (N is integer) interpolation of the output of the waveform-shaping filters 45, 46, and 47, respectively similarly. It is INTARIBA and the inverter circuit which 52 follows the control signal of a controller 53, chooses and reverses the 1st, 2nd, 3rd, and 4th interpolation circuit output, and creates a digital IF modulating signal, and 53 is a controller which outputs the control signal of INTARIBA and an inverter circuit 52 the  $1/(8M)$  double period (M integer:  $N \geq M$ ) of IF frequency. 54 is the D/A converter which carries out D/A conversion of the digital IF modulating signal created in INTARIBA and an inverter circuit 52, and the low pass filter from which 55 removes the harmonic content of D/A-converter 54 output, and 56 are output terminals which output low pass filter 55 output outside.

[0024] By the way, a data sequence (In and Qn) can express as follows the signal wave form by which  $\pi/4$  shift QPSK modulation was carried out. If complex representation of this is carried out, it will become (11) types and will become the form of (12) types in a real number expression.

[0025]

[Equation 5]

$$s(t) = \sum_n (I_n + j Q_n) g(t - nT_s) \exp(j\omega_c t) \quad (11)$$

$$s(t) = \text{Re } s(t)$$

$$= \sum_n \{ I_n g(t - nT_s) \cos(\omega_c t - n\pi/4) - Q_n g(t - nT_s) \sin(\omega_c t - n\pi/4) \} \quad (12)$$

[0026]  $g(t)$  is the impulse response wave of transmitting baseband signaling, and  $T_s$  is symbol period and  $\omega_{\text{c}}$  here. It is carrier angular frequency. (2) If a formula is transformed, it will become the following (13) types. Moreover, if a data sequence (In and Qn) is expressed by four sub sequences (an), (bn), (cn), and (dn), it will become like (14) types. At this time, (13) types can be expressed by (15) formulas.

[0027]

[Equation 6]

$$\begin{aligned}
 sr(t) = & \sum_n \{ I_{gn} g(t - 8nt) - Q_{gn} g(t - (8n+2)Ts) \\
 & - I_{gn+4} g(t - (8n+4)Ts) + Q_{gn+4} g(t - (8n+6)Ts) \} \cos(\omega_c t) \\
 & - \sum_n \{ Q_{gn} g(t - 8nt) + I_{gn+2} g(t - (8n+2)Ts) \\
 & - Q_{gn+4} g(t - (8n+4)Ts) - I_{gn+6} g(t - (8n+6)Ts) \} \sin(\omega_c t) \\
 & + \sum_n \{ I_{gn+1} g(t - (8n+1)Ts) - Q_{gn+3} g(t - (8n+3)Ts) \\
 & - I_{gn+5} g(t - (8n+5)Ts) - Q_{gn+7} g(t - (8n+7)Ts) \} \cos(\omega_c t + \pi/4) \\
 & - \sum_n \{ Q_{gn+1} g(t - (8n+1)Ts) + I_{gn+3} g(t - (8n+3)Ts) \\
 & - Q_{gn+5} g(t - (8n+5)Ts) - I_{gn+7} g(t - (8n+7)Ts) \} \sin(\omega_c t + \pi/4) \} \\
 & \quad (13)
 \end{aligned}$$

$$\begin{aligned}
 \{a_n\} = & \{ \dots, a_{gn}, a_{gn+1}, a_{gn+2}, a_{gn+3}, a_{gn+4}, a_{gn+5}, \dots \\
 & a_{gn+6}, a_{gn+7}, \dots \} \\
 = & \{ \dots, \{a_n, 0, -Q_{gn+2}, 0, -I_{gn+4}, 0, Q_{gn+6}, 0, \dots\} \\
 \{b_n\} = & \{ \dots, b_{gn}, b_{gn+1}, b_{gn+2}, b_{gn+3}, b_{gn+4}, b_{gn+5}, \\
 & b_{gn+6}, b_{gn+7}, \dots \} \\
 = & \{ \dots, Q_{gn}, 0, I_{gn+2}, 0, -Q_{gn+4}, 0, -I_{gn+6}, 0, \dots\} \\
 \{c_n\} = & \{ \dots, c_{gn}, c_{gn+1}, c_{gn+2}, c_{gn+3}, c_{gn+4}, c_{gn+5}, \\
 & c_{gn+6}, c_{gn+7}, \dots \} \\
 = & \{ \dots, 0, I_{gn+1}, 0, -Q_{gn+3}, 0, -I_{gn+5}, 0, Q_{gn+7}, \dots\} \\
 \{d_n\} = & \{ \dots, d_{gn}, d_{gn+1}, d_{gn+2}, d_{gn+3}, d_{gn+4}, d_{gn+5}, \\
 & d_{gn+6}, d_{gn+7}, \dots \} \\
 = & \{ \dots, 0, Q_{gn+1}, 0, I_{gn+3}, 0, -Q_{gn+5}, 0, -I_{gn+7}, \dots\} \\
 & \quad (14)
 \end{aligned}$$

$$\begin{aligned}
 sr(t) = & \sum_n \text{even } \{ a_n g(t - nTs) \cos(\omega_c t) - b_n g(t - nTs) \sin(\omega_c t) \\
 & + \sum_n \text{odd } \{ c_n g(t - nTs) \cos(\omega_c t + \pi/4) \\
 & - d_n g(t - nTs) \sin(\omega_c t + \pi/4) \} \} \\
 & \quad (15)
 \end{aligned}$$

[0028] Now, the rearrangement machine 43 carries out the rearrangement of the data sequence  $\{I_n$  and  $Q_n\}$  to four sub sequences  $\{a_n\}$ ,  $\{b_n\}$ ,  $\{c_n\}$ , and  $\{d_n\}$  according to (14) types. An example of a rearrangement is shown in drawing 8 R> 8. Namely, a rearrangement machine — actual — the storage value of ROM — as it is — or reversal — or that is not right and switch selection of "0" is made. Next, four sub sequences  $\{a_n\}$  by which the rearrangement was carried out,  $\{b_n\}$ ,  $\{c_n\}$ , and  $\{d_n\}$  are inputted into the waveform-shaping filters 44, 45, 46, and 47, respectively, and are changed into the transmitting baseband signaling  $\{a_k\}$  with which (16) type expressions were

band-limited,  $\{b_k\}$ ,  $\{c_k\}$ , and  $\{d_k\}$ . Therefore, a signal wave form is expressed with (17) types.

$$\begin{aligned}
 [0029] \quad [Equation 7] \\
 a_k = & \sum_n \text{even } a_n g(kT_f - nTs) \\
 b_k = & \sum_n \text{even } b_n g(kT_f - nTs) \\
 c_k = & \sum_n \text{odd } c_n g(kT_f - nTs) \\
 d_k = & \sum_n \text{odd } d_n g(kT_f - nTs) \\
 & \quad (16)
 \end{aligned}$$

$$\begin{aligned}
 sr(kT_f) = & a_k \cos(\omega_c kT_f) - b_k \sin(\omega_c kT_f) \\
 & + c_k \cos(\omega_c kT_f + \pi/4) - d_k \sin(\omega_c kT_f + \pi/4) \\
 & \quad (17)
 \end{aligned}$$

[0030] Here, it is  $T_f$ . The period of a waveform-shaping filter circuit of operation and  $k$  show an integer. Generally it is  $T_s/T_f$ . Two or more numeric values are chosen. The example of a configuration of the waveform-shaping filter 44 is shown in drawing 9. Setting to drawing 9, 60 is sub sequence  $\{a_n\}$ . It is the input terminal of  $a_{n+1}$  and 0, and 61 is  $T_s$ . The shift register which operates periodically, and 62 are  $T_s/N \cdot T_f$ . It is ROM which outputs the baseband wave which the  $N$ -ary counter which operates periodically, and 63 made the address the output of a shift register 61, and the output of the  $N$ -ary counter 62, and has been memorized, and 24 is an output terminal. Other waveform-shaping filters 45, 46, and 47 are realizable with the same configuration. In addition, this waveform-shaping filter may consist of usual FIRs and IIR. Next, the signal  $\{a_k\}$  shaped in waveform is inputted into an interpolation circuit 48. An interpolation circuit 48 is the 1st interpolation circuit which interpolates waveform-shaping filter 44 output the  $1/(8M)$  double period ( $M$  is an integer) of IF frequency. Similarly, 49, 50, and 51 are the waveform-shaping filters 45 and 46 and the 2nd, 3rd, and 4th interpolation circuit which interpolates 47 outputs the  $1/(8M)$  double period ( $M$  is an integer) of IF frequency, respectively. Drawing 4 is an example which shows the condition of interpolation, and is interpolating the waveform-shaping filter output of the exaggerated sample 4 to the sample further 8 times. In this case, IF frequency is set to  $T_s/4$ . Here, it is  $a'k$ . It is interpolation circuit 8 interpolated output to  $A_i$  and this appearance  $b'k$ ,  $c'k$ , and  $d'k$ . The interpolated output is set to  $B_i$ ,  $C_i$ , and  $D_i$ , respectively.

[0031] Next, actuation of a controller 53 is explained. (15) A formula shows that four subcarriers of the following (18) types are required to express  $\pi/4$  shift QPSK signal

$$\begin{aligned}
 Ac(t) = & \cos(\omega_{\text{carr}} t) \\
 Bc(t) = & \sin(\omega_{\text{carr}} t) \\
 Cc(t) = & \cos(\omega_{\text{carr}} t + \pi/4) \\
 Dc(t) = & \sin(\omega_{\text{carr}} t + \pi/4) \\
 & \quad (18)
 \end{aligned}$$

The sampled-value sequence of each subcarrier is shown in drawing 11. Also in this case, a sample is first performed by four points of subcarrier 1 period like an example 1. For example, when drawing 11 (a) expresses the sampled-value sequence of  $Ac(t)$  and the 1 period 4 sample (1, 0, - repeat of 1 and 0) of the part of  $a_k$  is carried out next, the part of  $x$  is the case where 0 insertion is performed between each sample. This can express the sampled-value sequence of  $Ac(t)$  with 1 period 8 sample (repeat of 1, 0, 0, -1, and 0, 0 and 0) inserted zero times.

Similarly, as shown by drawing 11 (b), (c), and (d), it can express by the sampled-value sequence of 1 period 8 sample which inserted  $Bc(t)$ ,  $Cc(t)$ , and  $Dc(t)$  zero times.

[0032] Here, if drawing 11 (a) - (d) is seen, the sampled-value sequence of each subcarrier has

the value by turns, and when a certain subcarrier is  $\neq 1$ , other three subcarriers are surely 0. Therefore, a modulating signal can be expressed by the following (19) types and (20) formulas.

$$\begin{aligned} s(kT) &= a^k \cos(\omega_{\text{mac}} kT) \\ &- b^k \sin(\omega_{\text{mac}} kT) \\ &+ c^k \cos(\omega_{\text{mac}} c kT + \pi/4) \\ &- d^k \sin(\omega_{\text{mac}} c kT + \pi/4) \end{aligned} \quad (19)$$

$$\begin{aligned} s(Tc) &= a \cos(\omega_{\text{mac}} Tc) \\ &- b \sin(\omega_{\text{mac}} Tc) \\ &+ C \cos(\omega_{\text{mac}} c Tc + \pi/4) \\ &- D \sin(\omega_{\text{mac}} c Tc + \pi/4) \end{aligned} \quad (20)$$

$Tc$  is the period of an interpolation circuit of operation here. Moreover, the following sequences which operate the 1/(8M) double period of carrier frequency are equivalent to (20) types.

[0033]

$$s(t) = \{ \dots, D_1, B_1, C_1, A_1, D_1, B_1, C_1, A_1, \dots \} \quad (21)$$

[0034] That is, a digital IF signal is realizable by choosing and outputting  $D_1, B_1, C_1$  and  $A_1$  and reversing them 4 sample periods like (21) types. That is, a controller 53 sends out the control signal for realizing actuation given to INTARIBA and an inverter circuit 52 by (21) formulas. An example of the control signal which a controller 13 gives to drawing 12 in INTARIBA and an inverter circuit 52 is shown. In response to a control signal, INTARIBA and an inverter circuit 52 choose and reverse four interpolation circuit outputs, and outputs them. Each interpolation circuit output A (1), B (1), C (1), and an example of D (1) output and the output of INTARIBA and an inverter circuit 52 are shown in drawing 13. Next, D/A conversion of the INTARIBA and inverter circuit 52 output value is carried out with D/A converter 54. And harmonic content is removed by the low pass filter 55, and D/A-converter 54 output signal turns into an analog IF modulating signal. At this time, a low pass filter 55 is set as the band which removes the harmonic content in 4 or more times of IF frequency. If frequency band correspondence explains the above-mentioned relation, it will become like drawing 14. That is, the spectrum of D/A-converter 54 output is shown in drawing 14 (b), and the spectrum of low pass filter 55 output is shown for the spectrum of INTARIBA and inverter circuit 52 output in drawing 14 (c) at drawing 14 (a).

[Translation done.]

# \* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. \*\*\* shows the word which can not be translated.

3. In the drawings, any words are not translated.

## DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the block diagram of the digital modulation machine which is one example of this invention.

[Drawing 2] It is drawing explaining interpolation of the modulator of an example 1.

[Drawing 3] It is drawing explaining the sampling timing of the subcarrier in an example 1.

[Drawing 4] It is drawing explaining the control signal of the controller of an example 1.

[Drawing 5] It is drawing explaining each output signal of the configuration of an example 1.

[Drawing 6] It is drawing showing the frequency spectrum of each output of the configuration of an example 1.

[Drawing 7] It is the block diagram of the digital modulation machine which are other examples of this invention.

[Drawing 8] It is drawing in which explaining actuation of the rearrangement machine of an example 2, and showing an output signal.

[Drawing 9] It is the block diagram of the waveform-shaping filter of an example 2.

[Drawing 10] It is drawing explaining interpolation of the digital modulation machines of an example 2.

[Drawing 11] It is drawing explaining the sampling timing of the subcarrier in an example 2.

[Drawing 12] It is drawing explaining the control action of the controller in an example 2.

[Drawing 13] It is drawing explaining each output signal of the configuration of an example 2.

[Drawing 14] It is drawing showing the frequency spectrum of each output of the configuration of an example 2.

[Drawing 15] It is the block diagram showing an example of the conventional digital modulation machine.

[Drawing 16] It is the block diagram showing the example of other conventional digital modulation machines.

[Description of Notations]

22 43 Rearrangement machine

23 24 Waveform-shaping filter

25 26 Interpolation circuit

27 52 INTARIBA and inverter circuit

28 53 Controller

29 54 D/A converter

30 55 Low pass filter

44, 45, 46, 47 Waveform-shaping filter



48, 49, 50, 51 Interpolation circuit

[Translation done.]


\* NOTICES \*

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. \*\*\* shows the word which can not be translated.
- 3. In the drawings, any words are not translated.


DRAWINGS



[Drawing 1]




[Drawing 2]



(b) 制御出力







[Drawing 3]  
 $Ac(t) = \cos w_c t$   
 $Bc(t) = -\sin w_c t$



[Drawing 5]




[Drawing 6]




[Drawing 12]

[Drawing 13]




— 正転 — 反転 —  
インクリメント・デクリメント出力


[Drawing 14]



[Drawing 15]



[Drawing 16]



ROM: 4ビットROM  
D: 4ビットROM (フリップ・フロップ)  
SR: シフトレジスタ  
CNT: カウンタ

[Translation done.]